| 1,525 | 7 | 57 |
| 下载次数 | 被引频次 | 阅读次数 |
针对传统全差分运算放大器电路存在输入输出摆幅小和共模抑制比低的问题，提出了一种高共模抑制比轨到轨全差分运算放大器电路。电路的输入级采用基于电流补偿技术的互补差分输入对，实现较大的输入信号摆幅；中间级采用折叠式共源共栅结构，获得较大的增益和输出摆幅；输出级采用共模反馈环路控制的A类输出结构，同时对共模反馈环路进行密勒补偿，提高电路的共模抑制比和环路稳定性。提出的全差分运算放大器电路基于中芯国际(SMIC) 0.13μm CMOS工艺设计，结果表明，该电路在3.3 V供电电压下，负载电容为5 pF时，可实现轨到轨的输入输出信号摆幅；当输入共模电平为1.65 V时，直流增益为108.9 dB,相位裕度为77.5°,单位增益带宽为12.71 MHz;共模反馈环路增益为97.7 dB,相位裕度为71.3°;共模抑制比为237.7 dB,电源抑制比为209.6 dB,等效输入参考噪声为37.9 nV/Hz1/2@100 kHz。
Abstract：To address the problems of small input and output swing and low common-mode rejection ratio of conventional fully differential operational amplifier circuits, a rail-to-rail fully differential operational amplifier circuit was proposed with high common-mode rejection ratio. Complementary differential input pairs based on current compensation technology was adopted by the input stage to achieve large input signal swing. The folded cascade structure was adopted at the middle stage to obtain large gain and output swing. Class-A output structure controlled by common mode feedback loop was adopted by the output stage, and Miller compensation was applied in the common mode feedback loop to improve the common mode rejection ratio and loop stability of the circuit. The proposed circuit was designed using SMIC 0.13 μm CMOS process. Simulation results show that the circuit can achieve rail-to-rail input and output signal swing at 3.3 V supply voltage with a load capacitance of 5 pF. When the input common-mode level is 1.65 V, the DC gain and phase margin are 108.9 dB and 77.5° with the unit gain bandwidth of 12.71 MHz, common mode feedback loop gain of 97.7 dB, phase margin of 71.3°, common mode rejection ratio of 237.7 dB, power supply rejection ratio of 209.6 dB, and equivalent input reference noise of 37.9 nV/Hz1/2@100 kHz.
[1] Attili I B,Mahmoud S A.Uncompensated robust rail-to-rail new amplifier structure compatible with drivers of LCD panels [C]//2019 International SoC Design Conference (ISOCC).NY,USA:IEEE,2019:192-193.
[2] Yan Z,Mak P,Law M K,et al.Nested current mirror rail-to-rail output single-stage amplifier with enhancements of DC gain,GBW and slew rate [J].IEEE Journal of Solid-State Circuits,2015,50(10):2353-2366.
[3] 彭莉，武华.交叉结构高增益两级运算跨导放大器设计 [J].半导体技术，2019,44(9):669-674.
[4] Francesco C,Pietro M,Gaetano P,et al.A topology of fully differential class-AB symmetrical OTA with improved CMRR [J].IEEE Transactions on Circuits and Systems II:Express Briefs,2018,65(11):1504-1508.
[5] Ferreira L H,Pimenta T C,Moreno R L.An ultra-low-voltage ultra-low-power CMOS miller OTA with rail-to-rail input/output swing [J].IEEE Transactions on Circuits and Systems II:Express Briefs,2007,54(10):843-847.
[6] Basumata U,Mondal A,Das S,et al.Design of two-stage fully-differential driver in SAR ADC with indirect feedback compensation technique [C]//2021 International Symposium on Devices,Circuits and Systems(ISDCS).NY,USA:IEEE,2021:1-5.
[7] Chandrakumar H,Markovic D.A simple area-efficient ripple-rejection technique for chopped biosignal amplifiers [J].IEEE Tansactions on Circuits and Systems II:Express Briefs,2015,62(2):189-193.
[8] Chowdhury S A,Bose O P,Hossain Q D.Design of a two stage CMOS operational amplifier in 100 nm technology with low offset voltage [C]//2018 International Conference on Innovations in Science,Engineering and Technology (ICISET).NY,USA:IEEE,2018:56-59.
[9] Chen Z J,Xu W X,Wu J D,et al.A new high-gain operational amplifier using transconductance enhancement topology integrated with metal oxide TFTs [J].IEEE Journal of the Electron Devices Society,2019,7(2):111-117.
[10] Kusuda Y.A 5.6 nV/Hz1/2 chopper operational amplifier achieving a 0.5 μV maximum offset over rail-to-rail input range with adaptive clock boosting technique [J].IEEE Journal of Solid State Circuits,2016,51(9):2119-2128.
[11] Prasad A,Maurya P K.A pair of pseudo differential operators involving Hankel-type integral transformations [J].Journal of Pseudo Differential Operators & Applications,2015,6(1):135-151.
[12] 肖莹慧.全差分结构低功耗 CMOS 运算放大器设计 [J].沈阳工业大学学报，2017,39(6):670-674.
[13] Rosli A,Aziz Z A A,Mohd S K K.8-bit hyrid DAC with rail-to-rail buffer amplifier [J].Lecture Notes in Electrical Engineering,2019,547(1):203-209.
[14] Wang C C,Tsai T Y,Lu W J,et al.A 30 V rail-to-rail operational amplifier [J].Microelectronics Journal,2015,46(10):911-915.
[15] Wen J Y,Liu B J,Zhou T Y,et al.High-slew-rate low-static-power dynamic-bias rail-to-rail output buffer for OLED-on-silicon VR microdisplay [J].SID International Symposium:Digest of Technology Papers,2018,49(1):295-298.
基本信息:
DOI：10.14106/j.cnki.1001-2028.2023.1502
中图分类号:TN722.77
引用信息:
[1]陈翰民,武华,杨煌虹,等.一种高共模抑制比轨到轨全差分运算放大器[J].电子元件与材料,2023,42(03):354-360+366.DOI:10.14106/j.cnki.1001-2028.2023.1502.
基金信息:
国家自然科学基金(61650404); 江西省教育厅科技项目(GJJ201411)
2022-08-18
2022
2022-12-06
2022
2022-12-01
1
2023-03-05
2023-03-05